We measure the thermal conductivity (κ) of individual InAs nanowires (NWs), and find that it is 3 orders of magnitude smaller than the bulk value in the temperature range of 10 to 50 K. We argue that the low κ arises from the strong localization of phonons in the random superlattice of twindefects oriented perpendicular to the axis of the NW. We observe significant electronic contribution arising from the surface accumulation layer which gives rise to tunability of κ with the application of electrostatic gate and magnetic field. Our devices and measurements of κ at different carrier concentrations and magnetic field without introducing structural defects, offer a means to study new aspects of nanoscale thermal transport.
Thermal transport measurements on semiconducting nanowires (NWs) have attracted a lot of attention in the last few years. Measurements of thermal transport in nanostructures are important as they provide a platform to test the existing descriptions of phonons in confined structures and across complex interfaces 1 , and have the potential to result in technological applications as thermoelectric systems [1] [2] [3] . Different materials are benchmarked using the thermoelectric figure of merit ZT = S 2 T ρκ , where S is the Seebeck coefficient, ρ is the electrical resistivity, κ is the thermal conductivity and T is the absolute temperature. ZT can be increased by appropriate engineering of nanostructures. One of the ways to increase ZT is by reducing κ without degrading its electrical conductivity and Seebeck coefficient 4 . As a result, an ideal thermoelectric material is a glass for phonons and ordered for electronic transport. Recently, several theoretical models as well as experimental studies have been carried out in different semiconductor NWs like Si, Ge, Bi 2 Te 3 etc. [5] [6] [7] [8] [9] . It is found that for Si NWs, the value of κ is reduced by two orders of magnitude 5, 8, 9 compared to bulk values by tuning the roughness of the surface. III-V semiconductors are also known to be good thermoelectric materials, and theoretical studies suggest that InSb and InAs NWs are good candidates for better ZT 10 . InAs NWs have been studied extensively to probe their charge and spin-transport [11] [12] [13] . An aspect of InAs NWs that makes studying their thermal transport, hitherto little explored 14, 15 , of interest is the ability to tune the density of twin defects and polytypes along its length by varying growth parameters [16] [17] [18] [19] [20] . Exploiting this control over crystal structure can help synthesize defect-engineered NWs, whose lattice has aperiodic array of twins along its length that modify phonon behavior, without significantly compromising their electrical properties 20 . Such NWs satisfy the key criteria for a good thermoelectric material -localization of phonons without localizing electrons.
In this work we explore the κ of suspended InAs NW field effect transistors (FETs); the NWs have high density of aperiodic twins and polytypes perpendicular to their axis [16] [17] [18] 20 . The random nature of defects suppresses κ ph (the phonon contribution to κ) resulting in reduction of thermal conductivity by 3 orders of magnitude from bulk. Our method also has an advantage which is to study κ as a function of carrier concentration without introducing additional impurities. We observe significant change in the thermal conductivity with the application of gate voltage suggesting finite electronic contribution, and we propose that this contribution comes from the conducarXiv:1106.2880v1 [cond-mat.mes-hall] 15 Jun 2011 tion electrons at the surface accumulation layer which is inherent to low band gap semiconductors like InAs and InN [21] [22] [23] . To confirm the role of electronic contribution we apply magnetic field and see considerable changes in the thermal conductivity.
The InAs NWs used to fabricate the devices in this work were grown in a metal organic chemical vapour deposition (MOCVD) system using the vapor-liquid-solid (VLS) technique on a < 111 > B oriented GaAs substrate. NWs of 100 -200 nm diameter were used in this experiment. 10-12 µm long NWs were chosen for making four probe suspended devices on a 300 nm thick, SiO 2 coated degenerately doped Si wafer, which serves as the back gate (growth and device fabrication details are given in supplementary S1
24 ). Fig. 1(a) shows the schematic of the device and the circuit for electrical and thermal measurements. High resolution transmission electron microscopy (TEM) studies were used to characterize the microstructure of our twin-engineered NWs. Fig. 2(a) shows a large scale TEM image of a NW where we observe an aperiodic arrangement of the twin superlattice perpendicular to its axis. The fact that the lattice has defects but lacks a long-range periodicity is reflected in the Fourier amplitude (seen in Fig. 2(b) ) that has no sharp peaks along the length of the NW. Figs. 2(c) & (d) show a detailed view of the twins and polytypes [16] [17] [18] 20 . The typical spacing of these defects is ∼3-5 nm. Once electrical and structural characterization is done, we perform simultaneous thermal and electrical measurements.
One method of measuring thermal properties of nanostructures uses a modification of the 3ω technique 25 for κ and specific heat measurement. The modified 3ω technique 26-28 relies on fabricating suspended four probe devices with the conducting NW serving both as a heater and a thermometer. The magnitude of V(3ω) can be related to κ (in the limit ωγ → 0 ) as 26, 27 
where ω is the angular frequency of the AC current, I(ω) is its amplitude, R and R are the resistance and the derivative of resistance with respect to temperature respectively, L is the length of the NW between the two middle probes and A, its cross section. 26, 27 . For our devices, L is 2 − 4µm and the thermal time constant γ can be estimated to be ∼ 10 −5 s (details of phase information of 3ω signal in the limit of ωγ → 0 are given in the supplementary S2 24 ).
To measure κ at each temperature value, we vary the current (I(ω)) and obtain κ from the fitting of Equation 1 to the measured V(3ω) as a function of injected I(ω). Fig. 3(b) shows the evolution of V(3ω) with I(ω) along with the cubic power-law relationship that is essential to ensure that the 3ω technique is applicable within the applied current regime (to eliminate other source that can possibly show cubic scaling see supplementary S4
24 ). As we vary the temperature, we also record the resistance. We determine R from the derivative to the linear fit to the R − T plot (see Fig. 1(d) ). The variation of R with T becomes small and non-monotonic above 50-60 K this is the reason we choose the temperature range of 10-50 K in our experiment. The phase of the 3ω signal is measured to be zero at all temperatures (see supplementary Fig.  S2 24 ). This procedure of fitting the power law given by Equation 1 at each instance of parameter space allows us to extract κ as a function of V g and temperature.
We have calibrated our technique using lithographically fabricated 170 nm wide 75 nm thick gold NWs in the temperature range of our measurement and obtained a Lorenz number around 2.4 × 10 
mentary S3
24 ) which calibrates the measurement technique we have used. Fig. 3(c) shows the plot of measured κ as a function of temperature at two values of V g . The overall magnitude of κ is about 1000 times smaller than the bulk values 29 (see supplementary Fig. S14 24 ). This is a significant reduction in κ and the measured value is similar to the minimum thermal conductivity model of Cahill et al.
30
(CWP model) based on the assumption that the material is highly disordered. Similar reduction in κ, beyond the CWP model, was also observed in disordered WSe 2 which is a layered structure 31 . Later we return to a model to understand this better. Similar evolution of κ is also observed at different values of V g in all the measured devices (see supplementary Fig. S 10-12 24 ). Now we consider the effect of V g on κ. It is clear that the electrical conductance of the semiconducting NW FET can be modified as a function of V g (Fig. 1(c)) . However, the effect of electron density variation is not expected to affect κ in most semiconducting materials, as phonons are the dominant carriers of heat 32 . Direct calculation from electrical conductivity using the Wiedemann-Franz (WF) law gives a small value of the electronic contribution (κ el ) which does not explain the variation we see with V g (see supplementary S6 24 ). To understand the origin of large κ el we have to first understand the material property of the InAs wire. It is well known that in InAs there is an accumulation of charge at the surface. The resultant downward band bending pins the surface Fermi level above the conduction band minimum [21] [22] [23] . In a geometry where the surface to volume ratio is large, such as NWs, this surface accumulation charge (SAC) plays a major role in the electrical transport. The SAC takes part in the electrical conduction and scatters due to roughness at surface, which is also the reason for low electron mobility in InAs NWs compared to bulk 12, 22 . We have passivated our devices using (NH 4 )S x but this passivation leads to further enhancement to the surface charge density (∼ 10 12 cm −2 ) 21 and consequently excellent Ohmic contacts. Fig. 1(c) shows that our device is always in conducting state throughout the gate range with low resistance value, strongly suggesting the presence of the accumulation layer. To estimate the κ el we have to consider the thickness of the layer of this SAC since it will reduce the effective cross sectional area through which heat is transported by electrons. The electrons in the bulk and in the accumulation layer can be thought of two parallel channels conducting heat and we can define a effective layer thickness (t) to find out the actual κ el from the WF law,
where l and r are length and radius of the wire respectively, R is the electrical resistance at temperature T b and L 0 = 2.45 × 10 −8 W Ω K −2 is Lorenz number. We can get a rough estimate of t from above equation by assuming that at lowest temperature the phonon contribution (κ ph ) is small and κ el ∼ κ. For the NW of length 2.6 µm and radius 70 nm we get t from our data as ∼20 nm and ∼10 nm for applied gate voltages of -10V and +10V respectively. Now we use Equation 2 to find κ el for all T b , the result is plotted as solid lines in Fig. 3(d) . This estimated κ el from a simplified picture captures the variation we see in our data with V g . Another confirmation about this non negligible κ el comes from our magnetic field measurement. One way to suppress the electronic contribution is to apply a magnetic field 32, 33 , as it will reduce the electronic mean free path for heat transport by deflecting the semiclassical trajectory of electrons. We have done measurement in magnetic field up to 6T and see considerable reduction of thermal conductivity (see in Fig. 3(e) ). Magnetic field can affect phonons via electronphonon interaction, the amount of change in κ ph however, is much smaller 34 than the effect we see in our measurement.
The total κ is small and it is important to understand the origin of reduction in κ ph . It is clear from the struc- tural analysis in Fig. 2 that our NWs have a high density of twins. The twin defects introduce additional interfaces and also cause the surface to be rough, with typical roughness ∼2-3 nm. The heat conduction in bulk is dominated by phonons whose mean free path λ mf p is much larger than the spacing between defect planes throughout the temperature range of our measurements (see supplementary Fig. S16  24 ) . The average number of defect interfaces is ∼500 per µm -this makes the problem challenging to model comprehensively. However, previous experiments on ordered 35, 36 , quasiperiodic superlattices 37 and calculations with modulation of superlattice 38,39 on similar lengthscale << λ mf p suggest that suppression of κ takes place in such structures. Our devices have aperiodic interfaces (see Fig. 2(a) ) and they are likely to attenuate a wide band of phonons. Additionally, modeling indicates that heat transport across grain boundaries can offer significant thermal impedance 40 . In order to understand the magnitude of the observed κ, we use a model by Hopkins et al. 41 (denoted by HP model) which explicitly takes into account the role of interfaces for calculating minimum κ in layered materials. We have calculated the predicted values of the model of Cahill et al. 30 (denoted by CWP model) and the HP model for InAs (see supplementary S9
24 ). There is a range of κ measured for devices made from different NW samples (see supplementary S5 24 ); data from two such devices at 0 V g is shown in Fig. 4 . Without introducing any free parameters, the predictions of the CWP and HP models result in values that are comparable to the range in κ measured in our experiments.
In summary, we demonstrate that thermal conductivity of InAs NWs with twin defects and polytypes is 1000 times smaller than bulk values which will make our devices suitable candidates for good thermoelectric materials. We show the electronic contribution becoming significant due to presence of the surface charge accumulation. The ability to tune thermal conductivity electrostatically can lead to novel ways of probing heat transport in defect engineered nanostructures, and possible device applications.
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